

JCS625 U.S. PTO
09/60/11

UTILITY PATENT APPLICATION TRANSMITTAL

(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
BUR9-2000-0071-US1

Total Pages in this Submission

TO THE ASSISTANT COMMISSIONER FOR PATENTSBox Patent Application
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

SYSTEM-ON-A-CHIP STRUCTURE HAVING A MULTIPLE CHANNEL BUS BRIDGE

and invented by:

Pascal A. Nsame

JCS625 U.S. PTO
09/708494

11/09/00

If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:

Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Which is a:

Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Which is a:

Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Enclosed are:

Application Elements

1. Filing fee as calculated and transmitted as described below
2. Specification having 21 pages and including the following:
 - a. Descriptive Title of the Invention
 - b. Cross References to Related Applications (*if applicable*)
 - c. Statement Regarding Federally-sponsored Research/Development (*if applicable*)
 - d. Reference to Microfiche Appendix (*if applicable*)
 - e. Background of the Invention
 - f. Brief Summary of the Invention
 - g. Brief Description of the Drawings (*if drawings filed*)
 - h. Detailed Description
 - i. Claim(s) as Classified Below
 - j. Abstract of the Disclosure

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
BUR9-2000-0071-US1

Total Pages in this Submission

Application Elements (Continued)

3. Drawing(s) (when necessary as prescribed by 35 USC 113)
 - a. Formal Number of Sheets 4 (Figs. 1-4)
 - b. Informal Number of Sheets _____
4. Oath or Declaration
 - a. Newly executed (original or copy) Unexecuted
 - b. Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)
 - c. With Power of Attorney Without Power of Attorney
 - d. DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. Incorporation By Reference (usable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. Computer Program in Microfiche (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)
 - a. Paper Copy
 - b. Computer Readable Copy (identical to computer copy)
 - c. Statement Verifying Identical Paper and Computer Readable Copy

Accompanying Application Parts

8. Assignment Papers (cover sheet & document(s))
9. 37 CFR 3.73(B) Statement (when there is an assignee)
10. English Translation Document (if applicable)
11. Information Disclosure Statement/PTO-1449 Copies of IDS Citations
12. Preliminary Amendment
13. Acknowledgment postcard
14. Certificate of Mailing

First Class Express Mail (Specify Label No.): _____

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)


(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
BUR9-2000-0071-US1

Total Pages in this Submission

Accompanying Application Parts (Continued)

15. Certified Copy of Priority Document(s) *(if foreign priority is claimed)*
16. Additional Enclosures *(please identify below):*



Request That Application Not Be Published Pursuant To 35 U.S.C. 122(b)(2)

17. Pursuant to 35 U.S.C. 122(b)(2), Applicant hereby requests that this patent application not be published pursuant to 35 U.S.C. 122(b)(1). Applicant hereby certifies that the invention disclosed in this application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication of applications 18 months after filing of the application.

Warning

An applicant who makes a request not to publish, but who subsequently files in a foreign country or under a multilateral international agreement specified in 35 U.S.C. 122(b)(2)(B)(i), must notify the Director of such filing not later than 45 days after the date of the filing of such foreign or international application. A failure of the applicant to provide such notice within the prescribed period shall result in the application being regarded as abandoned, unless it is shown to the satisfaction of the Director that the delay in submitting the notice was unintentional.

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
BUR9-2000-0071-US1

Total Pages in this Submission

Fee Calculation and Transmittal

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	29	- 20 =	9	x \$18.00	\$162.00
Indep. Claims	3	- 3 =	0	x \$80.00	\$0.00
Multiple Dependent Claims (check if applicable)	<input type="checkbox"/>				\$0.00
				BASIC FEE	\$710.00
OTHER FEE (specify purpose)					\$0.00
				TOTAL FILING FEE	\$872.00

A check in the amount of _____ to cover the filing fee is enclosed.


The Commissioner is hereby authorized to charge and credit Deposit Account No. 09-0456 as described below. A duplicate copy of this sheet is enclosed.

Charge the amount of \$872.00 as filing fee.

Credit any overpayment.

Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.

Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).



Signature

Frederick W. Gibb, III
Registration No.: 37,629
Customer No.: 21254

Dated: 11/9/00

CC:

SYSTEM-ON-A-CHIP STRUCTURE HAVING A MULTIPLE CHANNEL

BUS BRIDGE

BACKGROUND OF THE INVENTION

Field of the Invention

5 The present invention generally relates to System-on-a-Chip architecture and more particularly to an improved bridge that provides multiple virtual channels for the devices connecting to the bridge to reduce latencies.

Description of the Related Art

10 Conventional component-based System-on-a-Chip (SoC) communication architectures achieve poor performance. This is primarily due to the blocking nature of their on-chip communication structures associated with handshake protocols, interconnecting processors and their peripheral Intellectual Property (IP) blocks, which induces latencies that degrade performances of bus system hierarchies. Existing chipset bridges connect processors running at clock speeds 15 of 500 MHz or more to system memories and to I/O's that operate at much lower speed, typically below 100 MHz. Conventionally, the main memory subsystems

(fast DRAM) offer high throughput, but they often require several system clock cycles of latency. To go beyond 100 MHz bus speed, the choice of electrical interfaces has to evolve to lower voltage swings than the Low Voltage Transistor Transistor Logic (LVTTL) used conventionally. Increasing the frequency is very hard, and strictly relying on it is not a practical solution. In a telecommunication application, such as a router or a switch, a lot of data is exchanged between the I/Os sitting on the Peripheral Component Interface (PCI) buses and the memory. Due to the hierarchical approach in conventional systems, the I/Os on secondary buses cannot access the main memory with high efficiency, since they must first gain access to the secondary and then to the primary PCI bus.

Improvements to the CPU's processing power result in requirements for more bandwidth, and real time applications impose low latencies. For example, an Ethernet LAN adapter card for the 10/100 MBps uses a 32-bit PCI bus for data transmission to the host CPU, but gigabit LANs would stress such buses beyond their capabilities. Also, the memory of a PowerPC host bus allows 800 MBps of data transfer. The maximum theoretical bandwidth of a 32-bit PCI at 33 MHz is, 132 MB, and a 64-bit PCI can read 528 MBps, if it is clocked at 66 MHz. Therefore, there is a need to optimize bandwidth utilization of these buses and the invention discussed below addresses these needs.

SUMMARY OF THE INVENTION

It is, therefore, an object of the present invention to provide a System-on-a-Chip integrated circuit structure that includes a bridge having a plurality of channels, a processor local bus connected to the bridge (wherein the bridge includes a first channel dedicated to the processor local bus), at least one logic device connected to the processor local bus, a peripheral device bus connected to the bridge, (wherein the bridge includes a second channel dedicated to the peripheral device bus), at least one peripheral device connected to the peripheral device bus, at least one memory unit connected to the bridge (wherein the bridge includes a third channel dedicated to the memory unit), and at least one input/output unit connected to the bridge (wherein the bridge includes a fourth channel dedicated to the input/output unit).

The channels includes buffer memories for storing data when a previous data transfer is being performed, such as first in-first out and multi-port SRAM buffer memories. Each of the channels also includes a multiplexor for selectively connecting to other channels.

The memory unit can be static random access memory (SRAM), synchronous dynamic random access memory (SDRAM), multi-port SRAM, etc., each of which is connected to a different unique dedicated channel in the bridge. The input/output units can be a peripheral interface, graphics interface, serial bus

interface, etc. that are each connected to unique dedicated channels in the bridge.

The peripheral devices can be a serial connection, network interface connection, programmable input/output connection, etc., each connected to the peripheral device bus.

5

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:

Figure 1 is a schematic diagram of a chip having peripheral devices connected to a common bus and bridge;

Figure 2 is a schematic diagram of a chip having peripheral devices connected to a common bus and bridge;

Figure 3 is a schematic diagram of one embodiment of an inventive bridge; and

Figure 4 is a schematic diagram of one embodiment of an inventive bridge.

15

DETAILED DESCRIPTION OF PREFERRED

EMBODIMENTS OF THE INVENTION

Referring now to the drawings, and more particularly to Figure 1, a first

System-on-a-Chip (SoC) system is illustrated that includes two buses, a processor
5 local bus (PLB) 108 and an on-chip peripheral bus (OPB)120. One or more logic
devices 100 (such as the PowerPC available from IBM Corporation, Armonk New
York, USA), are connected to the processor local bus 108. Additionally, memory
devices, such as a static random access memory (SRAM) 102 and synchronous
dynamic random access memory 104 (SDRAM) are connected to the processor
local bus 108. Further, other peripheral interfaces, such as the peripheral
component interface (PCI) and an advanced graphic pod (AGP) 112 are connected
10 to the processor local bus 108. Various peripheral devices such as the IEEE1394
serial interface 124, network interface card (NIC) 126, universal serial bus (USB)
120, and a programmable input/output (PIO) are connected to the on-chip
peripheral bus 120.

15 In operation, the PLB arbiter 110 and the OPB arbiter 122 control access
to the buses 108, 120. For example, if the logic device 100 transferred data to the
network interface card 126, the PLB arbiter 110 would block all other access to
the PLB 108 and the data would flow over the PLB the PLB2OPB bridge 118
20 with the assistance of the DMA engine 116. In a similar manner the OPB arbiter
122 would block all other data from the OPB 120 so that the data could be

transferred to the network interface card 126. The OPB2PLB bridge 114 would be used in a similar manner to transfer data back from the NIC 126 to the logic unit 100.

With the structure shown in Figure 1, the arbiters 110, 122 restrict access to the buses 108, 120. Therefore, with the structure shown in Figure 1, each of the devices connected to a bus must wait for the bus to finish transmitting other data before it can transmit data over the bus (or between the buses). This blocking increases latencies and slows the circuit's operations considerably.

Figure 2 illustrates a structure that is designed to reduce the latencies and increase communication speed on a SoC device. Similar items discussed above with respect to Figure 1 are labeled with identical numbers in Figure 2 and a redundant discussion of the same is omitted.

One important difference with the structure shown in Figure 2 is the VCCA bridge 230. Two embodiments of the VCCA bridge 230 are shown in Figures 3 and 4 and are discussed below. The structure in Figure 2 also has a SDRAM unit 208, an AGP unit 232, a PCI controller 224, a USB unit 214, and a SRAM unit 212 that are directly connected to the VCCA bridge and are not connected to a bus as they are in Figure 1.

In addition the PLB 206 and the OPB 120 are connected to the VCCA bridge 230 by interface units 214 and 210, respectively. In a similar manner to the structure shown in Figure 1, both buses 206, 120 include arbiters 110, 122. The

various serial, network and programmable interfaces 124, 126, and 130 are connected to the OPB 120 in the structure shown in Figure 2. Also, the DMA controller 228 is connected directly to the VCCA bridge 230.

Figure 2 also illustrates the PCI controller bus 226 which connects to the PCI controller 224, the graphics unit 222 which connects to the AGP unit 232, as well as the memories 216, 218 that are connected to the SDRAM unit 208 and the SRAM unit 212. Similarly the USB device 220 is illustrated as being connected to the USB unit 214.

Further, Figure 2 illustrates a structure that includes the logic device 100 mentioned with respect to Figure 1 and additional logic function units 200, 202, 204. The device control register (DCR) bus 234 allows the various units to send control information to each other, but at low speeds/low bandwidths.

As shown in Figure 3, the bridge includes many dedicated channels 319-325. Each dedicated channel is uniquely connected to a different functional element (such as buses, memory units, interface units, etc.) within the SoC. While 7 channels are illustrated in Figure 3, as would be known by one ordinarily skilled in the art, the number of channels can be increased or decreased depending upon the specific requirements of the circuit.

Channel 319 is connected to the PLB 206 through an interface unit 214. Similarly, channel 320 is connected to the SDRAM unit 208 through an interface 300. Channel 321 is connected to the AGP unit 232 through an interface 302.

Channel 322 is connected to the PCI controller 224 through an interface 304.

Channel 323 is connected to the OPB 120 through an interface 310. Channel 324 is connected to the SRAM unit 212 through an interface 306. In a similar manner, channel 325 is connected to the USB unit 214 through an interface 308.

5 Every one of the channels 319-325 includes a multiplexor 316 and buffer memories 314. In a preferred embodiment, the buffer memories 314 comprise first-in, first-out (FIFO) memories.

In operation, the multiplexors 316 direct data flow (with the assistance of the DMA controller 228) from one channel to another channel. Therefore, for 10 example if a data request for data from the SRAM memory 218 appeared on peripheral bus 226 (shown in Figure 2), the request would be processed through the PCI controller 224 and the interface 304 to channel 322 . The multiplexor 316 within channel 322 would direct the request to the SRAM Channel 324. In this 15 way, the invention avoids the use of a data bus in many situations. This eliminates the blocking problem discussed above because, with the structure shown in Figures 2-4, data transfers can occur simultaneously between multiple pairs of channels. For example, channel 320 could be communicating with channel 319 at the same time channel 325 is communicating with channel 322. The buffer memories 314 are utilized to store data transfers if one channel is 20 currently being used for a previous data transfer.

In another example, if a logic function 200 desire to process data through

the USB unit 214, the data request would be processed through the PLB 206 as authorized by the PLB arbiter 110. The request then would proceed through the PLB interface unit 214. Then, the multiplexor 316 in channel 319 would direct the data request to channel 325. If channel 325 was immediately available the data request would be process directly through interface 308 to and the USB unit 214. To the contrary, if another channel was currently utilizing channel 325, the data request would be processed through the buffers 314 in channel 325 prior to being processed through the interface 308.

Therefore, with the above structure, each processing unit connected to the VCCA bridge 230 appears to have a dedicated channel to each other device and bus. Therefore, the channels appear as virtual channels to the attached processing units. In other words, the PCI controller 224 appears to have a dedicated virtual channel to the PLB 206. The same virtual dedicated channels appear to all device connected to the VCCA bridge 230.

Figure 4 illustrates another embodiment of the VCCA bridge 230. In this embodiment, each of the channels 319-325 includes multi-port SRAM units 400 and a single buffer 402 in place of the FIFO buffers 314 discussed with respect to Figure 3. The structure in Figure 4 is based on the use of a multi-port SRAM as opposed to a FIFO therefore, the buffer size and buffer configuration are programmable by the user during the design synthesis and optimization of the VCCA brdige architecture. This gives the system architect more flexibility during

the architectural exploration/performance evaluation phase of a VCCA-based design. It also offers some bandwidth improvements due to avoiding a multiplexor for each channel.

As discussed above, most shared bus system interfaces are inherently blocking, because of their handshaking protocol. This limits the effectiveness of today's high-performance embedded processors in several ways. To improve performance, future bus interfaces should appear to their masters more like dedicated resources than like shared interfaces. Thus, the invention provides the system architecture shown in Figures 2-4 that addresses communication related performance bottlenecks.

The invention provides non-blocking communication through multiple reserved lanes (e.g., channels 319-325) managed by an implicit protocol (e.g., buffers 314 and multiplexors 316). The invention avoids relying on handshaking signals that leads to blocking communications when a destination or a shared resource is overloaded.

The virtual channel communication architecture (VCCA), shown in Figures 2-4, provides application specific bus interface flow control, by coordinating the access of resource competing components using reserved lanes. The virtual channel scheduler module uses multiple FIFO buffers 314, dedicated to distinct virtual channels 319-325, to allow the invention to implement the required multiple reserved lanes.

Transactions occurring on each port interface may be routed to adjacent ports without having to pass through a bus. Similarly, each port has a data-path dedicated to the processor local bus 206.

The invention is especially important because, for systems interconnected through a shared bus interface, when more than two bus masters are active, the effective bandwidth of each access is significantly reduced compared to the maximum bandwidth observed when only one bus master is active. Furthermore, if concurrent accesses are not coordinated, one or more bus master may incur an unacceptable latency due to busy wait signals. This latency is even longer when access is required across a bus bridge.

By adding hardware support for non-blocking inter-virtual component communication, in the form of the VCCA bridge 230, the invention improves the performance of embedded systems. Such performance gains allow concurrent computations to utilize nearly all the available bus bandwidth while satisfying real-time requirements through the use of dedicated channels for each interface.

The VCCA bridge 230 provides a performance boost on embedded systems in which there are contentions for communication resources (e.g. shared bus bandwidth, FIFO buffer) among application components.

Furthermore, the VCCA bus bridge's 230 ability to exploit a large processor local bus bandwidth is relatively independent of the processor's access pattern or the number of streams in a given computation. The VCCA bridge 230

configured with appropriate FIFO 314 depths, can generally exploit the full available processor local bus bandwidth.

The VCCA architecture 230 described here is integrated onto the processor chip and implements a fairly simple scheduling scheme. More sophisticated access ordering mechanisms are certainly possible, as would be known by one ordinarily skilled in the art given this disclosure.

5 While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.

00000000000000000000000000000000

CLAIMS

What is claimed is:

1. 1. A system-on-a-chip integrated circuit structure comprising:
 2. a bridge having a plurality of channels;
 3. a processor local bus connected to said bridge, wherein said bridge includes a first channel dedicated to said processor local bus;
 4. at least one logic device connected to said processor local bus;
 5. a peripheral device bus connected to said bridge, wherein said bridge includes a second channel dedicated to said peripheral device bus;
 6. at least one peripheral device connected to said peripheral device bus;
 7. at least one memory unit connected to said bridge, wherein said bridge includes a third channel dedicated to said memory unit; and
 8. at least one input/output unit connected to said bridge, wherein said bridge includes a fourth channel dedicated to said input/output unit.
1. 2. The structure in claim 1, wherein each of said channels includes buffer memories adapted to store data when a previous data transfer is being performed.

1 3. The structure in claim 2, wherein said buffer memories comprise first-in
2 first-out buffer memories.

1 4. The structure in claim 1, wherein each of said channels includes a multi-
2 port static random access memory (SRAM) adapted to store data when a previous
3 data transfer is being performed.

1 5. The structure in claim 1, wherein each of said channels includes a
2 multiplexor adapted to selectively connect to other channels.

1 6. The structure in claim 1, wherein said at least one memory unit comprises
2 a first-type memory unit and a second-type memory unit different than said first-
3 type memory unit, wherein said third channel is dedicated to said first-type
4 memory unit and said bridge includes a fifth channel dedicated to said second-
5 type memory unit.

1 7. The structure in claim 6, wherein said first-type memory unit comprises
2 static random access memory (SRAM) and said second-type memory unit
3 comprises synchronous dynamic random access memory (SDRAM).

1 8. The structure in claim 1, wherein said at least one input/output unit
2 comprises one or more of a peripheral interface, graphics interface, and serial bus
3 interface, and wherein said bridge includes dedicated channels for each of said
4 peripheral interface, graphics interface, and serial bus interface.

1 9. The structure in claim 1, wherein said at least one peripheral device
2 includes one or more of a serial connection, network interface connection, and
3 programmable input/output connection each connected to said peripheral device
4 bus.

1 10. A system-on-a-chip integrated circuit structure comprising:
2 a bridge having a plurality of channels;
3 at least one bus connected to a unique dedicated channel in said bridge;
4 at least one memory unit connected to a unique dedicated channel in said
5 bridge; and
6 at least one input/output unit connected to a unique dedicated channel in
7 said bridge.

1 11. The structure in claim 10, wherein said at least one bus includes:
2 a processor local bus connected to said bridge, wherein said bridge
3 includes a first channel dedicated to said processor local bus; and

4 a peripheral device bus connected to said bridge, wherein said bridge
5 includes a second channel dedicated to said peripheral device bus,
6 wherein said structure further comprises:
7 at least one logic device connected to said processor local bus; and
8 at least one peripheral device connected to said peripheral device bus.

1 12. The structure in claim 10, wherein each of said channels includes buffer
2 memories adapted to store data when a previous data transfer is being performed.

1 13. The structure in claim 12, wherein said buffer memories comprise first-in
2 first-out buffer memories.

1 14. The structure in claim 10, wherein each of said channels includes a multi-
2 port static random access memory (SRAM) adapted to store data when a previous
3 data transfer is being performed.

1 15. The structure in claim 10, wherein each of said channels includes a
2 multiplexor adapted to selectively connect to other channels.

1 16. The structure in claim 10, wherein said at least one memory unit
2 comprises a first-type memory unit and a second-type memory unit different than

3 said first-type memory unit, wherein said bridge includes a first channel is
4 dedicated to said first-type memory unit and a second channel dedicated to said
5 second-type memory unit.

1 17. The structure in claim 16, wherein said first-type memory unit comprises
2 static random access memory (SRAM) and said second-type memory unit
3 comprises synchronous dynamic random access memory (SDRAM).

1 18. The structure in claim 10, wherein said at least one input/output unit
2 comprises one or more of a peripheral interface, graphics interface, and serial bus
3 interface, and wherein said bridge includes unique dedicated channels for each of
4 said peripheral interface, graphics interface, and serial bus interface.

1 19. The structure in claim 11, wherein said at least one peripheral device
2 includes one or more of a serial connection, network interface connection, and
3 programmable input/output connection each connected to said peripheral device
4 bus.

1 20. A bridge for a system-on-a-chip (SoC) integrated circuit structure
2 comprising:
3 a plurality of dedicated channels each uniquely connected to one or more

4 of:

5 at least one bus within said SoC;
6 at least one memory unit within said SoC;
7 at least one input/output unit within said SoC; and
8 at least one peripheral device within said SoC.

1 21. The structure in claim 20, wherein said at least one bus includes:

2 a processor local bus connected to said bridge, wherein said bridge
3 includes a first channel dedicated to said processor local bus; and
4 a peripheral device bus connected to said bridge, wherein said bridge
5 includes a second channel dedicated to said peripheral device bus,
6 wherein said SoC includes:
7 at least one logic device connected to said processor local bus; and
8 at least one peripheral device connected to said peripheral device bus.

1 22. The structure in claim 20, wherein each of said channels includes buffer
2 memories adapted to store data when a previous data transfer is being performed.

1 23. The structure in claim 22, wherein said buffer memories comprise first-in
2 first-out buffer memories.

1 24. The structure in claim 20, wherein each of said channels includes a multi-
2 port static random access memory (SRAM) adapted to store data when a previous
3 data transfer is being performed.

1 25. The structure in claim 20, wherein each of said channels includes a
2 multiplexor adapted to selectively connect to other channels.

1 26. The structure in claim 20, wherein said at least one memory unit
2 comprises a first-type memory unit and a second-type memory unit different than
3 said first-type memory unit, wherein said bridge includes a first channel is
4 dedicated to said first-type memory unit and a second channel dedicated to said
5 second-type memory unit.

1 27. The structure in claim 26, wherein said first-type memory unit comprises
2 static random access memory (SRAM) and said second-type memory unit
3 comprises synchronous dynamic random access memory (SDRAM).

1 28. The structure in claim 20, wherein said at least one input/output unit
2 comprises one or more of a peripheral interface, graphics interface, and serial bus
3 interface, and wherein said bridge includes unique dedicated channels for each of
4 said peripheral interface, graphics interface, and serial bus interface.

1 29. The structure in claim 21, wherein said at least one peripheral device
2 includes one or more of a serial connection, network interface connection, and
3 programmable input/output connection each connected to said peripheral device
4 bus.

5

10

15

20

25

30

35

40

45

50

55

60

65

70

75

80

85

90

95

100

105

110

115

120

125

130

135

140

145

150

155

160

165

170

175

180

185

190

195

200

205

210

215

220

225

230

235

240

245

250

255

260

265

270

275

280

285

290

295

300

305

310

315

320

325

330

335

340

345

350

355

360

365

370

375

380

385

390

395

400

405

410

415

420

425

430

435

440

445

450

455

460

465

470

475

480

485

490

495

500

505

510

515

520

525

530

535

540

545

550

555

560

565

570

575

580

585

590

595

600

605

610

615

620

625

630

635

640

645

650

655

660

665

670

675

680

685

690

695

700

705

710

715

720

725

730

735

740

745

750

755

760

765

770

775

780

785

790

795

800

805

810

815

820

825

830

835

840

845

850

855

860

865

870

875

880

885

890

895

900

905

910

915

920

925

930

935

940

945

950

955

960

965

970

975

980

985

990

995

1000

1005

1010

1015

1020

1025

1030

1035

1040

1045

1050

1055

1060

1065

1070

1075

1080

1085

1090

1095

1100

1105

1110

1115

1120

1125

1130

1135

1140

1145

1150

1155

1160

1165

1170

1175

1180

1185

1190

1195

1200

1205

1210

1215

1220

1225

1230

1235

1240

1245

1250

1255

1260

1265

1270

1275

1280

1285

1290

1295

1300

1305

1310

1315

1320

1325

1330

1335

1340

1345

1350

1355

1360

1365

1370

1375

1380

1385

1390

1395

1400

1405

1410

1415

1420

1425

1430

1435

1440

1445

1450

1455

1460

1465

1470

1475

1480

1485

1490

1495

1500

1505

1510

1515

1520

1525

1530

1535

1540

1545

1550

1555

1560

1565

1570

1575

1580

1585

1590

1595

1600

1605

1610

1615

1620

1625

1630

1635

1640

1645

1650

1655

1660

1665

1670

1675

1680

1685

1690

1695

1700

1705

1710

1715

1720

1725

1730

1735

1740

1745

1750

1755

1760

1765

1770

1775

1780

1785

1790

1795

1800

1805

1810

1815

1820

1825

1830

1835

1840

1845

1850

1855

1860

1865

1870

1875

1880

1885

1890

1895

1900

1905

1910

1915

1920

1925

1930

1935

1940

1945

1950

1955

1960

1965

1970

1975

1980

1985

1990

1995

2000

2005

2010

2015

2020

2025

2030

2035

2040

2045

2050

2055

2060

2065

2070

2075

2080

2085

2090

2095

2100

2105

2110

2115

2120

2125

2130

2135

2140

2145

2150

2155

2160

2165

2170

2175

2180

2185

2190

2195

2200

2205

2210

2215

2220

2225

2230

2235

2240

2245

2250

2255

2260

2265

2270

2275

2280

2285

2290

2295

2300

2305

2310

2315

2320

2325

2330

2335

2340

2345

2350

2355

2360

2365

2370

2375

2380

2385

2390

2395

2400

2405

2410

2415

2420

2425

2430

2435

2440

2445

2450

2455

2460

2465

2470

2475

2480

2485

2490

2495

2500

2505

2510

2515

2520

2525

2530

2535

2540

2545

2550

2555

2560

2565

2570

2575

2580

2585

2590

2595

2600

2605

2610

2615

2620

2625

2630

2635

2640

2645

2650

2655

2660

2665

2670

2675

2680

2685

2690

2695

2700

2705

2710

2715

2720

2725

2730

2735

2740

2745

2750

2755

2760

2765

2770

2775

2780

2785

2790

2795

2800

2805

2810

2815

2820

2825

2830

2835

2840

2845

2850

2855

2860

2865

2870

2875

2880

2885

2890

2895

2900

2905

2910

2915

2920

2925

2930

2935

2940

2945

2950

2955

2960

2965

2970

2975

2980

2985

2990

2995

3000

3005

3010

3015

3020

3025

3030

3035

3040

3045

3050

3055

3060

3065

3070

3075

3080

3085

3090

3095

3100

3105

3110

3115

3120

3125

3130

3135

3140

3145

3150

3155

3160

3165

3170

3175

3180

3185

3190

3195

3200

3205

3210

3215

3220

3225

3230

3235

3240

3245

3250

3255

3260

3265

3270

3275

3280

3285

3290

3295

3300

3305

3310

3315

3320

3325

3330

3335

3340

3345

3350

3355

3360

3365

3370

3375

3380

3385

3390

3395

3400

3405

3410

3415

3420

3425

3430

3435

3440

3445

3450

3455

3460

3465

3470

3475

3480

3485

3490

3495

3500

3505

3510

3515

3520

3525

3530

3535

3540

3545

3550

3555

3560

3565

3570

3575

3580

3585

3590

3595

3600

3605

3610

3615

3620

3625

3630

3635

3640

3645

3650

3655

3660

3665

3670

3675

3680

3685

3690

3695

3700

3705

3710

3715

3720

3725

3730

3735

3740

3745

3750

3755

3760

3765

3770

3775

3780

3785

3790

3795

3800

3805

3810

3815

3820

3825

3830

3835

3840

3845

3850

3855

3860

3865

3870

3875

3880

3885

3890

3895

3900

3905

3910

3915

3920

3925

3930

3935

3940

3945

3950

3955

3960

3965

3970

3975

3980

3985

3990

3995

4000

4005

4010

4015

4020

4025

4030

4035

4040

4045

4050

4055

4060

4065

4070

4075

4080

4085

4090

4095

4100

4105

4110

4115

4120

4125

4130

4135

4140

4145

4150

4155

4160

4165

4170

4175

4180

4185

4190

4195

4200

4205

4210

4215

4220

4225

4230

4235

4240

4245

4250

4255

4260

4265

4270

4275

4280

4285

4290

4295

4300

4305

4310

4315

4320

4325

4330

4335

4340

4345

4350

4355

4360

4365

4370

4375

4380

4385

4390

4395

4400

4405

4410

4415

4420

4425

4430

4435

4440

4445

4450

4455

4460

4465

4470

4475

4480

4485

4490

4495

4500

4505

4510

4515

4520

4525

4530

4535

4540

4545

4550

4555

4560

4565

4570

4575

4580

4585

4590

4595

4600

4605

4610

4615

4620

4625

4630

4635

4640

4645

4650

4655

4660

4665

4670

4675

4680

4685

4690

4695

4700

4705

4710

4715

4720

4725

4730

4735

4740

4745

4750

4755

4760

4765

4770

4775

4780

4785

4790

4795

4800

4805

4810

4815

4820

4825

4830

4835

4840

4845

4850

4855

4860

4865

4870

4875

4880

4885

4890

4895

4900

4905

4910

4915

4920

4925

4930

4935

4940

4945

4950

4955

4960

4965

4970

4975

4980

4985

4990

4995

5000

5005

5010

5015

5020

5025

5030

5035

5040

5045

5050

5055

5060

5065

5070

5075

5080

5085

5090

5095

5100

5105

5110

5115

5120

5125

5130

5135

5140

5145

5150

5155

5160

5165

5170

5175

5180

5185

5190

5195

5200

5205

5210

5215

5220

5225

5230

5235

5240

5245

5250

5255

5260

5265

5270

5275

5280

5285

5290

5295

5300

5305

5310

5315

5320

5325

5330

5335

5340

5345

5350

5355

5360

5365

5370

5375

5380

5385

5390

5395

5400

5405

5410

5415

5420

5425

5430

5435

5440

5445

5450

5455

5460

5465

5470

5475

5480

5485

5490

5495

5500

5505

5510

5515

5520

5525

5530

5535

5540

5545

5550

5555

5560

5565

5570

5575

5580

5585

5590

5595

5600

5605

5610

5615

5620

5625

5630

5635

5640

5645

5650

5655

5660

5665

5670

5675

5680

5685

5690

5695

5700

5705

5710

5715

5720

5725

5730

5735

5740

5745

5750

5755

5760

5765

5770

5775

5780

5785

5790

5795

5800

5805

5810

5815

5820

5825

5830

5835

5840

5845

5850

5855

5860

5865

5870

5875

5880

5885

5890

5895

5900

5905

5910

5915

5920

5925

5930

5935

5940

5945

5950

5955

5960

5965

5970

5975

5980

5985

5990

5995

6000

6005

6010

6015

6020

6025

6030

6035

6040

6045

6050

6055

6060

6065

6070

6075

6080

6085

6090

6095

6100

6105

6110

6115

6120

6125

6130

6135

6140

6145

6150

6155

6160

6165

6170

6175

6180

6185

6190

6195

6200

6205

6210

6215

6220

6225

6230

6235

6240

6245

6250

6255

6260

6265

6270

6275

6280

6285

6290

6295

6300

6305

6310

6315

6320

6325

6330

6335

6340

6345

6350

6355

6360

6365

6370

6375

6380

6385

6390

6395

6400

6405

6410

6415

6420

6425

6430

6435

<





Figure 1

Figure 2






Figure 3

214




Figure 4

IBM Docket No. BUR9-2000-0071-US1

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: SYSTEM-ON-A-CHIP STRUCTURE HAVING A MULTIPLE CHANNEL BUS BRIDGE

the specification of which:
(check one)

is attached hereto.
 was filed on _____, as Application Serial No. _____ and was amended on _____.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

Number	Country	Day/Month/Year	Priority Claimed
--------	---------	----------------	------------------

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application.

Prior U.S. Applications:

Serial No.	Filing Date	Status
------------	-------------	--------

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Mark F. Chagurjian (Reg. No. 30,739), Richard M. Koulik (Reg. No. 27,712), James M. Leas (Reg. No. 34,372), William D. Saba (Reg. No. 27,465), Eugene I. Shlauke (Reg. No. 36,678), Robert A. Walsh (Reg. No. 26,516), Howard I. Walker, Jr. (Reg. No. 24,832), Richard A. Hendler (Reg. No. 39,220), Christopher A. Hughes (Reg. No. 26,914), Edward A. Pennington (Reg. No. 32,588), John E. Hoci (Reg. No. 26,279), Joseph C. Redmond, Jr. (Reg. No. 18,755), Sean M. McGinn (Reg. No. 34, 386), and Frederick W. Gibb, III (Reg. No. 37,629).

Send all correspondence to: McGinn & Gibb, PLLC, 8321 Old Courthouse Road, Suite 200, Vienna, Virginia 22182, Customer No. 21254

Telephone calls should be directed to McGinn & Gibb, PLLC at (703) 761-4100.

(1) Inventor: Pascal A. Nsame

Signature: 

Date: November 09 / 2000

Residence: 18 Whispering Pines, Colchester, VT 05446

Citizenship: Canada

Post Office Address: Same as Residence